Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating memory array having divided apart bit lines and partially divided bit line selector switches

Method of fabricating memory array having divided apart bit lines and partially divided bit line selector switches

US Patent 9887240 · Granted Feb 6, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bonded assembly containing conductive via structures extending through word line2025
Field effect transistors with reduced gate fringe area and method of making the 2025
Three dimensional memory device and method of making thereof by forming channel 2025
Three-dimensional memory device with backside support pillar structures and meth2025
Three-dimensional memory device containing memory opening monitoring area and me2025
X-direction divided sub-block mode in NAND2025
Three-dimensional memory device and method of making thereof using double pitch 2025
Three-dimensional memory device and method of making thereof using double pitch 2025
Three-dimensional memory device with separated contact regions2025
Semiconductor wafer configured for single touch-down testing2025
Methods and apparatuses for forming semiconductor devices containing tungsten la2025
Three-dimensional memory device with finned support pillar structures and method2025