Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Heterogeneous integration using wafer-to-wafer stacking with die size adjustment

Heterogeneous integration using wafer-to-wafer stacking with die size adjustment

US Patent 9881956 · Granted Jan 30, 2018

Estimated economic value: $2,622,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reference voltage adjustment per path for high speed memory signaling2025
Heterogeneous integrated multi-chip cooler module2025
Duty cycle adjuster optimization training algorithm to minimize the jitter assoc2025
Apparatus, system and method to detect and improve an input clock performance of2025
Systems and methods for multi-modal user device authentication2025
Reference voltage training per path for high speed memory signaling2025
High performance interconnect2025
Methods and apparatus to operate closed-lid portable computers2025
High performance interconnect2025
Back-side memory element with local memory select transistor2024
Interconnection structures for high bandwidth data transfer2024
Multichannel memory to augment local memory2024