Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for power signature suppression in memory devices

Method and system for power signature suppression in memory devices

US Patent 9870810 · Granted Jan 16, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

One time programmable (OTP) bit cell with integrated inhibit device2020
Performance characteristic monitoring circuit and method2016
Post fabrication tuning of an integrated circuit2016
OTP memory cell having low current leakage2015
Redundancy system for non-volatile memory2015
Anti-fuse memory cell2015
Controlling the voltage level on the word line to maintain performance and reduc2015
Handling of write operations within a memory device2015
Memory device and a method of operating such a memory device in a speculative re2015
Techniques for providing a direct injection semiconductor memory device2015
Low VT antifuse device2015
Methods for testing unprogrammed OTP memory2014