Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallel direction decode circuits for network-on-chip

Parallel direction decode circuits for network-on-chip

US Patent 9866476 · Granted Jan 9, 2018

Estimated economic value: $14,051,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

End-to-end data protection for compute in memory (CIM)/compute near memory (CNM)2025
LSTM circuit with selective input computation2025
Multi-height interconnect trenches for resistance and capacitance optimization2025
Multi-height interconnect trenches for resistance and capacitance optimization2025
Instructions and logic to perform floating point and integer operations for mach2025
Instructions and logic to perform floating point and integer operations for mach2025
Instructions and logic to perform floating point and integer operations for mach2024
Instructions and logic to perform floating point and integer operations for mach2024
Instructions and logic to perform floating point and integer operations for mach2024
Instructions and logic to perform floating point and integer operations for mach2024
High bandwidth core to network-on-chip interface2024
High bandwidth core to network-on-chip interface2024