{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Tuning capacitance to enhance FET stack voltage withstand", "item": "https://www.patentleaderboard.com/patent/9866212"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Tuning capacitance to enhance FET stack voltage withstand

Tuning capacitance to enhance FET stack voltage withstand

US Patent 9866212 · Granted Jan 9, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Devices and methods for improving voltage handling and/or bi-directionality of s2025
Current measurement for defect detection2025
Transient stabilized SOI FETs2025
Low-voltage fuse read circuit2025
Controllable temperature coefficient bias circuit2025
Gate drivers for stacked transistor amplifiers2025
Cascode amplifier bias circuits2025
Low-noise high efficiency bias generation circuits and method2025
PIN determination for single-conductor interface2025
Power amplifier self-heating compensation circuit2025
Tuning capacitance to enhance fet stack voltage withstand2024
Low-voltage fuse read circuit2024