Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated process and structure to form III-V channel for sub-7nm CMOS devices

Integrated process and structure to form III-V channel for sub-7nm CMOS devices

US Patent 9865706 · Granted Jan 9, 2018

Estimated economic value: $16,545,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Package structure, semiconductor device and manufacturing method thereof2025
Magnetic memory device and manufacturing method thereof2025
Operating method, memory system, and control circuit2025
Atomic layer treatment process using metastable activated radical species2025
Circuit with logical function of computing-in- memory, memory device, and method2025
Memory selector threshold voltage recovery2025
Memory device and manufacturing method thereof2025
First fire operation for ovonic threshold switch selector2025
Methods of writing and forming memory device2025
Memory devices and methods of forming the same2025
Semiconductor package having an encapulant comprising conductive fillers and met2025
Adjusting operation voltage of cross point memory according to aging information2025