Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for fast phase locked loop (PLL) settling with reduced frequency overshoot

Method and apparatus for fast phase locked loop (PLL) settling with reduced frequency overshoot

US Patent 9859903 · Granted Jan 2, 2018

Estimated economic value: $98,509,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Time-interleaved current-based digital-to-analog converter (current DAC)2025
Method for adaptive calibration of a digital-to-analog converter (DAC)2025
Tannin-based antiproliferative pharmaceutical2025
Tunable distributed oscillator2024
Pipelined analog-to-digital converter calibration2020
Digital calibration of capacitive mismatches in analog-to-digital converters2020
Frequency multiplier for a phase-locked loop2017
Frequency multiplier for a phase-locked loop2017
Frequency multiplier for a phase-locked loop2017
Amplifier with offset compensation2016
Apparatus and methods for electronic amplification2014
Apparatus and methods for notch filtering2014