Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods for reducing power consumption in a memory architecture

Systems and methods for reducing power consumption in a memory architecture

US Patent 9857864 · Granted Jan 2, 2018

Estimated economic value: $68,188,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Time delay indication for host in memory system2025
Communicating data with stacked memory dies2025
Spatial audio and avatar control at headset using audio signals2024
Variable modulation scheme for memory device access or operation2024
VCSEL arrays for generation of linear structured light features2024
Depth sensing using temporal coding2024
Indication in memory system or sub-system of latency associated with performing 2024
Prefetch management for memory2023
Communicating data with stacked memory dies2023
Multiple concurrent modulation schemes in a memory system2023
Prefetch signaling in memory system or subsystem2023
Spatial audio and avatar control at headset using audio signals2023