{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Slot skipping techniques for reduced power consumption in time slotted channel hopping MAC protocol", "item": "https://www.patentleaderboard.com/patent/9854516"}]}

Home › Slot skipping techniques for reduced power consumption in time slotted channel hopping MAC protocol

Slot skipping techniques for reduced power consumption in time slotted channel hopping MAC protocol

US Patent 9854516 · Granted Dec 26, 2017

Estimated economic value: $16,353,000 ⓘ

Assignee

Texas Instruments

Inventors

Arvind Kandhalu Raghu (21 patents)
Ariton E. Xhafa (132 patents)
Jianwei Zhou (60 patents)
Ramanuja Vedantham (87 patents)
Xiaolin Lu (168 patents)

View full patent text on Google Patents →