Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Utilizing clock rate pipelining to generate code for multi-rate systems

Utilizing clock rate pipelining to generate code for multi-rate systems

US Patent 9846571 · Granted Dec 19, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for configuring programmable logic devices for deep learning2021
Systems and methods for configuring programmable logic devices for deep learning2021
Systems and methods for configuring programmable logic devices for deep learning2021
Systems and methods for generating code for parallel processing units2021
Systems and methods for sharing resources having different data types2019
Systems and methods for sharing resources having different data types2019
Streaming on hardware-software platforms in model based designs2019
Streaming on hardware-software platforms in model based designs2019
Systems and methods for tracing performance information from hardware realizatio2019
Resource sharing workflows within executable graphical models2019
Systems and methods for automatically generating code for deep learning systems2018
Systems and methods for mapping executable models to programmable logic device r2018