Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor wafer including a monocrystalline semiconductor layer spaced apart from a poly template layer

Semiconductor wafer including a monocrystalline semiconductor layer spaced apart from a poly template layer

US Patent 9842899 · Granted Dec 12, 2017

Estimated economic value: $6,550,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Monolithic semiconductor device assemblies2024
Non-linear HEMT devices2024
HEMT devices with reduced size and high alignment tolerance2024
High electron mobility transistor2024
Process of forming an electronic device including a doped gate electrode2024
Monolithic semiconductor device assemblies2023
Electronic device including a high electron mobility transistor including a gate2022
Process of forming an electronic device including a transistor structure2022
Enhancement mode MISHEMT with GaN channel regrowth under a gate area2022
Opto-electronic HEMT2021
Electronic device including a high electron mobility transistor including a gate2020
Electronic device including high electron mobility transistors2020