Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient constant multiplier implementation for programmable logic devices

Efficient constant multiplier implementation for programmable logic devices

US Patent 9841945 · Granted Dec 12, 2017

Estimated economic value: $4,056,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient utilization of synchronization primitives in a multiprocessor computin2025
Multistage compiler architecture2025
Compositions and methods for removal of negatively charged impurities using meta2025
Method and system for recommending tool configurations in machining2024
Inhibitors of ectonucleotide pyrophosphatase/phosphodiesterase 1 (ENPP1) and met2024
Method for nitrogen removal and nitrogen salts recovery using carboxylated cellu2024
Method and system to expand accessible on-chip memory (OCM) of an inference engi2024
Pyrazole compounds and preparation thereof2024
Inhibitors of ectonucleotide pyrophosphatase/phosphodiesterase 1 (ENPP1) and met2023
Static random-access memory (SRAM) array circuits including bilateral well tap c2022
Memory2022
Quinoline and quinazoline compounds and methods of use thereof2022