Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating a three-dimensional semiconductor memory device having a plurality of memory blocks on a peripheral logic structure

Method of fabricating a three-dimensional semiconductor memory device having a plurality of memory blocks on a peripheral logic structure

US Patent 9837429 · Granted Dec 5, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optoelectronic device2025
Display apparatus and method of operating the same2025
Clock integrated circuit including heterogeneous oscillators and apparatus inclu2025
Electronic device and method for connecting the same to external device thereof2025
Display device having capacitor including intermediate area2025
Semiconductor device and electronic system2025
TEG circuit, semiconductor device, and test method of the TEG circuit2025
Pixel circuit including transistor, sub-transistors, and hold capacitor2025
Three-dimensional semiconductor device2025
Thin film transistor substrate2025
Semiconductor package and method of fabricating the same2025
Three-dimensional semiconductor memory devices, methods of fabricating the same,2025