Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Phased clock error handling

Phased clock error handling

US Patent 9832013 · Granted Nov 28, 2017

Estimated economic value: $113,202,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient selection of experiments for enhancing performance in controlled envir2023
Variable-length clock stretcher with combiner timing logic2022
Variable-length clock stretcher with correction for glitches due to finite DLL b2022
Method and apparatus for clock signal distribution2020
Full-rate transmitter2019
Decision feedback equalizer with distributed R-C network2018
On-chip jitter measurement for clock circuits2018
On-chip jitter measurement for clock circuits2018
Vertical eye margin measurement using channel receiver equalizer2016
Post-cursor locking point adjustment for clock data recovery2015
Method and apparatus for duty cycle distortion compensation2015
Direct feedback equalization with dynamic referencing2014