Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor package with Pillar-Top-Interconnection (PTI) configuration and its MIS fabricating method

Semiconductor package with Pillar-Top-Interconnection (PTI) configuration and its MIS fabricating method

US Patent 9825005 · Granted Nov 21, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated antenna package structure and manufacturing method thereof2025
Fan-out semiconductor package and method for manufacturing the same2024
Package structure and manufacturing method thereof2024
Package structure and manufacturing method thereof2024
Nozzle flow stirring pipe2024
Package structure and manufacturing method thereof2024
Package structure and manufacturing method thereof2023
Semiconductor package comprising plurality of bumps and fabricating method2023
Package structure including multiple dies surrounded by conductive element and m2023
Material mixing and supplying system2023
Package structure having a first connection circuit and manufacturing method the2023
Package structure and manufacturing method thereof2023