Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Signal interrupts in a transactional memory system

Signal interrupts in a transactional memory system

US Patent 9824040 · Granted Nov 21, 2017

Estimated economic value: $3,803,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Membrane switches configured to sense pressure applied from compliant and rigid 2024
Transactional lock elision with delayed lock checking2023
Replacing preemptible RCU with an augmented SRCU implementation2022
Membrane switches configured to sense pressure applied from compliant and rigid 2022
Determining when it is safe to use scheduler lock-acquiring wakeups to defer qui2022
Funnel locking for sleepable read-copy update2021
Consolidating read-copy update types having different definitions of a quiescent2021
Using expedited RCU grace periods to avoid out-of-memory conditions for offloade2021
Interprocessor memory status communication2021
Enabling end of transaction detection using speculative look ahead2020
Prevent counter wrap during update-side grace-period-request processing in tree-2020
Determining if transactions that are about to run out of resources can be salvag2020