Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-phase programming schemes for nonvolatile memories

Multi-phase programming schemes for nonvolatile memories

US Patent 9817751 · Granted Nov 14, 2017

Estimated economic value: $61,197,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for utilizing volatile memory buffers to reduce parity information st2021
Recovery of data failing due to impairment whose severity depends on bit-signifi2021
Handling malfunction in a memory system comprising a nonvolatile memory by monit2021
Handling malfunction in a memory system comprising a nonvolatile memory by monit2021
Schemes for protecting data in NVM device using small storage footprint2021
Performance in reading memory cells affected by neighboring memory cells2021
Recovering from failure in programming a nonvolatile memory2020
Recovery of data read from memory with unknown polarity2019
Classifying memory cells to multiple impairment profiles based on readout bit-fl2019
Recovering from addressing fault in a non-volatile memory2019
Identifying a failing group of memory cells in a multi-plane storage operation2019
One-pass programming in a multi-level nonvolatile memory device with improved wr2019