Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for synchronization among multiple PLL-based clock signals

System and method for synchronization among multiple PLL-based clock signals

US Patent 9811113 · Granted Nov 7, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-chip timing alignment to a common reference signal2019
System and method for providing programmable synchronous output delay in a clock2016
System and method for low-noise amplifier with a high frequency response2004
DC-to-DC converter providing stable operation2003
Low power power-on reset circuitry having dual states2002
Battery pack2001
Method for monitoring operating parameters of a rechargeable power supply2001
Method for a highly linear variable-gain low noise amplifier2001
Method for initializing an electronic device using a dual-state power-on-reset c2000
Battery pack2000
Highly linear transconductor with passive feedback2000
Highly linear variable-gain low noise amplifier2000