Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low drop out compensation technique for reduced dynamic errors in digital-to-time converters

Low drop out compensation technique for reduced dynamic errors in digital-to-time converters

US Patent 9806759 · Granted Oct 31, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual feedback stacking method for increasing digital power amplifier supply rang2025
Quadrature chirp generation2025
Apparatus, system and method of communicating a multiple-input-multiple-output (2025
Digital-to-time converter (DTC) non-linearity predistortion2025
Self-interference canceller2025
Communication device, hearing aid system and computer readable medium2025
Dynamic power rail floating for CDAC circuits2025
Multi-core digital power amplifier with unbalanced combiner2025
High speed charge mode digital-to-analog converter2025
Wireless communication technology, apparatuses, and methods2025
Wireless communication technology, apparatuses, and methods2025
Low-profile single-chain beam-steerable MMW lens antenna2025