Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital phase locked loop for low jitter applications

Digital phase locked loop for low jitter applications

US Patent 9806723 · Granted Oct 31, 2017

Estimated economic value: $5,356,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for targeted data discovery2025
Systems and methods for identifying data processing activities based on data dis2025
Optoelectronic computing systems2025
Optical modulation for optoelectronic processing2024
Systems and methods for identifying data processing activities based on data dis2024
Optoelectronic computing systems2023
Systems and methods for targeted data discovery2023
Optoelectronic computing systems2023
Optoelectronic computing platform2023
Systems and methods for identifying data processing activities based on data dis2023
Optoelectronic computing systems2022
Systems and methods for identifying data processing activities based on data dis2022