Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Range and process compensation for a digital phase locked loop (PLL) or frequency locked loop (FLL) circuit

Range and process compensation for a digital phase locked loop (PLL) or frequency locked loop (FLL) circuit

US Patent 9793906 · Granted Oct 17, 2017

Estimated economic value: $6,800,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuitry for measurement of electrochemical cells2025
High performance phase locked loop for millimeter wave applications2023
High performance phase locked loop for millimeter wave applications2022
Delay-based spread spectrum clock generator circuit2022
Automatic gain control for a receiver2022
Digitally controlled LC oscillator2022
Spread spectrum clock generator2019
Carrier frequency offset compensation circuit and process for a communications r2019
Two-point modulator with matching gain calibration2019
Fraction-N digital PLL capable of canceling quantization noise from sigma-delta 2018
Phase locked loops having decoupled integral and proportional paths2018
Spread spectrum clock generator2018