Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method of manufacturing semiconductor memory device having charge accumulation layer positioned between control gate electrode and semiconductor layer

US Patent 9793290 · Granted Oct 17, 2017

Assignee

Inventors

View full patent text on Google Patents →