Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multilevel memory stack structure employing stacks of a support pedestal structure and a support pillar structure

Multilevel memory stack structure employing stacks of a support pedestal structure and a support pillar structure

US Patent 9786681 · Granted Oct 10, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional memory device with self-aligned drain select level isolation s2019
Three-dimensional memory device containing multi-threshold-voltage drain select 2019
Three-dimensional memory device with short-free source select gate contact via s2019
Three-dimensional memory device containing annular etch-stop spacer and method o2019
Semiconductor integrated circuit apparatus and manufacturing method for same2019
Compact three-dimensional memory device having a seal ring and methods of manufa2018
Three-dimensional memory device having select gate electrode that is thicker tha2018
Semiconductor integrated circuit apparatus and manufacturing method for same2018
Three dimensional memory device with epitaxial semiconductor pedestal for periph2017
Metal-semiconductor alloy region for enhancing on current in a three-dimensional2016
Semiconductor device and method for manufacturing semiconductor device2016
Semiconductor device manufacturing method and semiconductor device2016