Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Nonvolatile memory device, operating method thereof, and test system for optimizing erase loop operations

Nonvolatile memory device, operating method thereof, and test system for optimizing erase loop operations

US Patent 9786374 · Granted Oct 10, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Air-conditioning device and system having an integrated heat exchanger2025
Three-dimensional augmented reality head-up display for implementing augmented r2024
Head up display and control method thereof2024
Three-dimensional augmented reality head-up display for positioning virtual imag2024
Semiconductor device and operating method thereof2018
Memory system and method for operating the same2018
Semiconductor device and operating method thereof2018
Error correction circuit and semiconductor memory device including the same2017
Semiconductor memory device and methods of operating the same2016
Semiconductor memory device and method of operating the same2015
Semiconductor memory device and method of reading out the same2014
Semiconductor memory device and methods of operating the same2014