Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus to eliminate partial-redundant vector loads

Methods and apparatus to eliminate partial-redundant vector loads

US Patent 9785413 · Granted Oct 10, 2017

Estimated economic value: $9,084,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatus to perform automatic compiler optimization to enable strea2024
Automatic compiler dataflow optimization to enable pipelining of loops with loca2022
Nested loops reversal enhancements2022
Integration of automated complier dataflow optimizations2021
Vectorize store instructions method and apparatus2020
Processor to perform a bit range isolation instruction2020
Compiler transformation with loop and data partitioning2020
Processor to perform a bit range isolation instruction2020
System-on-chip (SoC) to perform a bit range isolation instruction2020
Hand held device to perform a bit range isolation instruction2019
Methods and apparatus to eliminate partial-redundant vector loads2019
Methods and apparatus to eliminate partial-redundant vector loads2019