Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor package with embedded die and its methods of fabrication

Semiconductor package with embedded die and its methods of fabrication

US Patent 9780054 · Granted Oct 3, 2017

Estimated economic value: $11,313,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Embedded die on interposer packages2025
Panel level packaging for multi-die products interconnected with very high densi2025
Scalable embedded silicon bridge via pillars in lithographically defined vias, a2025
Localized high density substrate routing2024
Offset interposers for large-bottom packages and large-die package-on-package st2024
Sacrificial pads to prevent galvanic corrosion of FLI bumps in EMIB packages2024
High performance integrated RF passives using dual lithography process2024
Localized high density substrate routing2024
Offset interposers for large-bottom packages and large-die package-on-package st2024
Semiconductor packaging with high density interconnects2024
Embedded die on interposer packages2023
Offset interposers for large-bottom packages and large-die package-on-package st2023