Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Heterostructure power transistor with AlSiN passivation layer

Heterostructure power transistor with AlSiN passivation layer

US Patent 9761704 · Granted Sep 12, 2017

Estimated economic value: $7,005,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Asymmetrical plug technique for GaN devices2023
Method of fabricating a transistor2023
Asymmetrical plug technique for GaN devices2022
Gate stack for heterostructure device2021
Integrated resistor for semiconductor device2021
Protective insulator for HFET devices2021
Asymmetrical plug technique for GaN devices2020
Protective insulator for HFET devices2020
Integrated resistor for semiconductor device2019
Heterostructure power transistor with AlSiN passivation layer2019
Heterostructure power transistor with AlSiN passivation layer2019
Heterostructure power transistor with AlSiN passivation layer2019