Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for reducing di/dt during power wake-up

Apparatus and method for reducing di/dt during power wake-up

US Patent 9755631 · Granted Sep 5, 2017

Estimated economic value: $9,844,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

SRAM with P-type access transistors and complementary field-effect transistor te2025
Apparatus and method to optimize sense-amp enable pulse-width in SRAM arrays2025
Circuits and methods for supply voltage detection and timing monitoring2025
Nanoscale-aligned three-dimensional stacked integrated circuit2024
Nanofabrication and design techniques for 3D ICs and configurable ASICs2024
Unified retention and wake-up clamp apparatus and method2024
Unified retention and wake-up clamp apparatus and method2024
Dual loop digital low drop regulator and current sharing control apparatus for d2024
Energy efficient memory array with optimized burst read and write data access2024
Catalyst influenced chemical etching for fabricating three-dimensional SRAM arch2024
Distributed and scalable all-digital low dropout integrated voltage regulator2023
Nanoscale-aligned three-dimensional stacked integrated circuit2023