Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low power debug architecture for system-on-chips (SoCs) and systems

Low power debug architecture for system-on-chips (SoCs) and systems

US Patent 9753836 · Granted Sep 5, 2017

Estimated economic value: $9,844,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System, apparatus and method for dynamic thermal distribution of a system on chi2025
Dynamic functional input/output (IO) device interface selection through power st2025
Method and apparatus for enabling multiple return material authorizations (RMAs)2024
Techniques to enable integrated circuit debug across low power states2024
Interfaces for wireless debugging2023
Interfaces for wireless debugging2023
Device, system and method to support communication of test, debug or trace infor2023
Device, system and method to support communication of test, debug or trace infor2023
Apparatus and method to debug a voltage regulator2023
System, apparatus and method for dynamic thermal distribution of a system on chi2023
System, apparatus and method for dynamic tracing in a system2022
Device, system and method to support communication of test, debug or trace infor2021