Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Test method of semiconductor memory device and semiconductor memory system transferring fail address data from a volatile to a non-volatile memory array using an error-correction code engine

US Patent 9747998 · Granted Aug 29, 2017

Assignee

Inventors

View full patent text on Google Patents →