Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Link training to recover asynchronous clock timing margin loss in parallel input/output interfaces

Link training to recover asynchronous clock timing margin loss in parallel input/output interfaces

US Patent 9742603 · Granted Aug 22, 2017

Estimated economic value: $8,061,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low latency communication path for audio/visual (A/V) applications2025
Multilingual support for natural language processing applications2025
Network switching fabric efficiency2025
I3C pending read with retransmission2025
Content layout systems and processes2025
Method and system of automated question generation for speech assistance2025
Method and system of retrieving multimodal assets2025
Aspect pre-selection using machine learning2025
Method and system of retrieving assets from personalized asset libraries2025
Multilingual model training using parallel corpora, crowdsourcing, and accurate 2025
Systems, apparatus and methods for rapid peripheral component interconnect expre2025
Apparatus and method to detect power supply security attack and risk mitigation2025