Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for generating physical layouts of in silico multi mode integrated circuits

Techniques for generating physical layouts of in silico multi mode integrated circuits

US Patent 9734272 · Granted Aug 15, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Polarization diverse receiver with delays2025
Polarization diverse receiver with delays2024
Configurable MAC for neural network applications2023
True random number generator based on period jitter2022
Authenticating a hardware chip using an intrinsic chip identifier2021
Rotary device having a circular guide ring2020
Providing an authenticating service of a chip2020
Multi-mode radiation hardened multi-core microprocessors2020
Rotary device having a circular guide ring2019
Providing an authenticating service of a chip2019
Digital circuits having improved transistors, and methods therefor2019
Secure true random number generation using 1.5-T transistor flash memory2018