Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Apparatus and method for controlling shared cache of multiple processor cores by using individual queues and shared queue

US Patent 9734087 · Granted Aug 15, 2017

Assignee

Inventors

View full patent text on Google Patents →