Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient address translation caching in a processor that supports a large number of different address spaces

Efficient address translation caching in a processor that supports a large number of different address spaces

US Patent 9727480 · Granted Aug 8, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power switching via arc schematic2025
Refreshing cache regions using a memory controller and multiple tables2025
Hot loadable programmable state machine2025
Zero bits in L3 tags2024
Cache system with a primary cache and an overflow cache that use different index2023
L1D to L2 eviction2022
Tablewalk takeover2022
Neural network unit that interrupts processing core upon condition2022
Neural network unit that interrupts processing core upon condition2022
Processor with memory controller including dynamically programmable functional u2021
Neural network unit with plurality of selectable output functions2020
Processor with selective data storage (of accelerator) operable as either victim2020