Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Post-layout thermal-aware integrated circuit performance modeling

Post-layout thermal-aware integrated circuit performance modeling

US Patent 9721059 · Granted Aug 1, 2017

Estimated economic value: $13,181,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked field-effect transistors with a shielded output2023
Producing models for dynamically depleted transistors using systems having simul2022
Lateral bipolar junction transistor device and method of making such a device2022
Cascode cell2021
In-pipeline optical interference-based cognitive system for leak and defect dete2020
In-pipeline maintenance, delivery and management of sensors2020
Virtual drain for decreased harmonic generation in fully depleted SOI (FDSOI) RF2020
In-pipeline maintenance, delivery and management of sensors2019
Methods of predicting unity gain frequency with direct current and/or low freque2018
Modeling the performance of a field effect transistor having a dynamically deple2018
Generic design rule checking (DRC) test case extraction2018
Test method and structure for integrated circuits before complete metalization2018