Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor memory devices including a memory array and related method incorporating different biasing schemes

Semiconductor memory devices including a memory array and related method incorporating different biasing schemes

US Patent 9715929 · Granted Jul 25, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for positioning suspected article2025
Integrated assemblies and methods of forming integrated assemblies2025
Bonded semiconductor devices having processor and dynamic random-access memory a2025
Method and apparatus providing multi-planed array memory device2025
Bonded semiconductor devices having processor and static random-access memory an2025
Phone stand2025
Memory device and operating method thereof2025
Sparse piers for three-dimensional memory arrays2025
Dense piers for three-dimensional memory arrays2025
Combined mobile phone stand with speaker2025
Microelectronic devices including staircase structures, and related memory devic2025
Memory device including different dielectric structures between blocks2024