Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for memory aliasing detection in an out-of-order instruction execution platform

Method and apparatus for memory aliasing detection in an out-of-order instruction execution platform

US Patent 9710389 · Granted Jul 18, 2017

Estimated economic value: $6,909,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic reconfiguration of a multi-core processor to a unified core2025
Using a next fetch predictor circuit with short branches and return fetch groups2025
Program counter zero-cycle loads2025
Apparatuses, methods, and systems toprecisely monitor memory store accesses2025
Instruction length decoding2025
Instruction length decoding2025
System, method, and apparatus for enhanced pointer identification and prefetchin2025
Systems, methods, and apparatuses for tile load, multiplication and accumulation2024
Systems, methods and apparatus for speculative elimination of load instruction2024
Systems, methods, and apparatuses for tile matrix multiplication and accumulatio2024
Systems, methods, and apparatuses for matrix operations2024
Apparatus and method for power virus protection in a processor2024