Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hardware acceleration for inline caches in dynamic languages

Hardware acceleration for inline caches in dynamic languages

US Patent 9710388 · Granted Jul 18, 2017

Estimated economic value: $8,551,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Detecting malicious scripts in a web page2024
Detecting malicious scripts in a web page2023
Mitigating malicious client-side scripts2022
Systems and methods for accelerating data operations by utilizing native memory 2021
Configuration transformation and delivery2021
Configuration transformation and delivery2021
Third-party Ad acceleration2021
Web cookie virtualization2020
Method and apparatus for optimized execution using resource utilization maps2020
Proactive resource management for parallel work-stealing processing systems2019
Method for simplified task-based runtime for efficient parallel computing2019
Method for simplified task-based runtime for efficient parallel computing2019