Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Suppressing virtual address translation utilizing bits and instruction tagging

Suppressing virtual address translation utilizing bits and instruction tagging

US Patent 9697135 · Granted Jul 4, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Virtualization of a central processing unit measurement facility2025
Inaccessible prefix pages during virtual machine execution2024
Reset dynamic address translation protection instruction2024
Reset dynamic address translation protection instruction2024
Function virtualization facility for blocking instruction function of a multi-fu2023
Fetch request arbiter2023
Secure execution guest owner environmental controls2023
Host virtual address space for secure interface control storage2023
Sharing secure memory across multiple security domains2023
Secure storage query and donation2023
Operating system deactivation of storage block write protection absent quiescing2023
Operating system deactivation of storage block write protection absent quiescing2023