{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Execution using multiple page tables", "item": "https://www.patentleaderboard.com/patent/9697120"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Execution using multiple page tables

Execution using multiple page tables

US Patent 9697120 · Granted Jul 4, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Coordination and increased utilization of graphics processors during inference2025
Systolic array having support for output sparsity2025
Compute optimizations for low precision machine learning operations2025
Prefetch status notification for memory prefetching2025
Training with adaptive runtime and precision profiling2025
Register file for systolic array2025
Dynamic precision for neural network compute operations2025
Implicit fence for write messages2025
Sparse optimizations for a matrix accelerator architecture2025
On chip dense memory for temporal buffering2025
Data initialization techniques2025
Graphics architecture including a neural network pipeline2025