Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Shut-off circuits for latched active ESD FET

Shut-off circuits for latched active ESD FET

US Patent 9692229 · Granted Jun 27, 2017

Estimated economic value: $9,393,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Rendering location specific virtual content in any location2025
Waypoint creation in map detection2024
Waypoint creation in map detection2023
Rendering location specific virtual content in any location2023
Waypoint creation in map detection2023
Rendering location specific virtual content in any location2022
Waypoint creation in map detection2021
Display panel or portion thereof with a graphical user interface2021
Display panel or portion thereof with a graphical user interface2021
Display panel or portion thereof with graphical user interface2020
Display panel or portion thereof with a transitional mixed reality graphical use2020
ESD protection circuit with stacked ESD cells having parallel active shunt2018