Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Background calibration of interleaved timing errors in digital to analog converters

Background calibration of interleaved timing errors in digital to analog converters

US Patent 9680490 · Granted Jun 13, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Analog-to-digital converter to identify properties of transmitted signals2023
Radio frequency flash ADC circuits2020
Radio frequency flash ADC circuits2018
Background calibration of interleave timing errors in time-interleaved analog to2018
Background calibration of interleave timing errors in time-interleaved analog to2018
Radio frequency flash ADC circuits2017
Sampling threshold detector for direct monitoring of RF signals2017
Sampling threshold detector for direct monitoring of RF signals2017
Background calibration of sampler timing errors in flash analog to digital conve2017
Background calibration of sampler timing errors in flash analog to digital conve2017
Background calibration of sampler offsets in analog to digital converters2017
Background calibration of sampler offsets in analog to digital converters2017