Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method to reduce footprint and improve yield of fabric muxes in programmable logic devices

System and method to reduce footprint and improve yield of fabric muxes in programmable logic devices

US Patent 9680474 · Granted Jun 13, 2017

Estimated economic value: $18,200,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive write scheme for memory devices2025
Adaptive write scheme for memory devices2025
System and method for SEU detection and correction2025
ECC optimization2025
Single port memory with multiple memory operations per clock cycle2025
Cascaded reference based thin-oxide only N-well steering circuit for contention 2024
Cascaded reference based thin-oxide only N-well steering circuit for contention 2024
Single event upset tolerant memory device2024
Reference less glitch detection circuitry with autocalibration2023
Multi-chip devices2022
Multi-chip stacked devices2021
Multi-chip stacked devices2021