Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low power high speed program method for multi-time programmable memory device

Low power high speed program method for multi-time programmable memory device

US Patent 9672923 · Granted Jun 6, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Non-volatile memory with source line resistance compensation2021
Wide range output driver circuit for semiconductor device2021
Low power high speed program method for multi-time programmable memory device2017
High speed sequential read method for flash memory2016
Erase algorithm for flash memory2016
Memory device with multiple cell write for a single input-output in a single wri2015
Erase algorithm for flash memory2015
Auto-trimming of internally generated voltage level in an integrated circuit2015
Redundant memory content substitution apparatus and method2007
High speed sense amplifier for memory output2005
Negative charge pump using positive high voltage2000
Charge pumping circuit used for a positive and negative charge pump formed in a 1999