Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for reducing power-down time in non-volatile memory devices

Techniques for reducing power-down time in non-volatile memory devices

US Patent 9672919 · Granted Jun 6, 2017

Estimated economic value: $75,498,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data base and solid state disk (SSD) controller2023
Logical raid2022
Recovery of data failing due to impairment whose severity depends on bit-signifi2021
Performance in reading memory cells affected by neighboring memory cells2021
Solid state disk (SSD) controller and database2020
Recovery of data read from memory with unknown polarity2019
Classifying memory cells to multiple impairment profiles based on readout bit-fl2019
Recovering from addressing fault in a non-volatile memory2019
Identifying a failing group of memory cells in a multi-plane storage operation2019
One-pass programming in a multi-level nonvolatile memory device with improved wr2019
Programming schemes for avoidance or recovery from cross-temperature read failur2018
Advanced programming verification schemes for memory cells2018