Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High performance implementation of the FFT butterfly computation

High performance implementation of the FFT butterfly computation

US Patent 9672192 · Granted Jun 6, 2017

Estimated economic value: $20,865,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and methods for an acoustic noise cancellation audio headset2022
Method and apparatus for generating harmonics using polynomial non-linear functi2019
Method and apparatus for pulse width modulation2019
Efficient implementation of a multiplier/accumulator with load2018
Efficient implementation of a multiplier/accumulator with load2018
Method and apparatus for decimation in frequency FFT butterfly2018
Sample rate converter with sample and hold2017
Decimation filter2016
Decimation filter2014
Apparatus and method for accelerating simulations and designing integrated circu2012
Power controller, a method of operating the power controller and a semiconductor2012
Digital audio processing system and method2012