Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device arrangement, a method of analysing a performance of a functional circuit on a semiconductor device and a device analysis system

Semiconductor device arrangement, a method of analysing a performance of a functional circuit on a semiconductor device and a device analysis system

US Patent 9671456 · Granted Jun 6, 2017

Estimated economic value: $8,247,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Secured memory2023
Information redistribution to reduce side channel leakage2022
Detecting unreliable bits in transistor circuitry2021
Dynamic memory physical unclonable function2020
Physical unclonable functions related to inverter trip points2020
Method of detecting irregular current flow in an integrated circuit device and a2017
On-die capacitance measurement module and method for measuring an on-die capacit2016
Device and method for evaluating a temperature2013
Device and method for evaluating a temperature2013
Method for testing a variable digital delay line and a device having variable di2013
Method for testing noise immunity of an integrated circuit and a device having n2012
Device and method for evaluating a temperature2011