Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Isolation method for a stand alone high voltage laterally-diffused metal-oxide semiconductor (LDMOS) transistor

Isolation method for a stand alone high voltage laterally-diffused metal-oxide semiconductor (LDMOS) transistor

US Patent 9666511 · Granted May 30, 2017

Estimated economic value: $2,978,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Passivation scheme for pad openings and trenches2025
Passivation scheme for pad openings and trenches2025
Method of manufacturing a semiconductor device and a semiconductor device2025
Brushless motor driving device, driving method for a brushless motor, and brushl2025
Dual-polarization cavity-backed antenna, package module, and array package modul2025
Chip package structure with ring-like structure2024
Semiconductor device and methods of formation2024
Method of manufacturing a semiconductor device and a semiconductor device2024
Semiconductor device2024
Semiconductor device2024
Semiconductor device2024
Passivation scheme for pad openings and trenches2024