Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Patterning method for low-k inter-metal dielectrics and associated semiconductor device

Patterning method for low-k inter-metal dielectrics and associated semiconductor device

US Patent 9666479 · Granted May 30, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor structures for peripheral circuitry having hydrogen diffusion barr2021
Three-dimensional memory device including bit lines between memory elements and 2020
Hydrogen diffusion barrier structures for CMOS devices and method of making the 2019
Buried etch stop layer for damascene bit line formation2017
Double trench isolation2017
Source line formation and structure2017
Metal line with increased inter-metal breakdown voltage2017
Early bit line air gap formation2016
Conductive line structure with openings2016
Patterning method for low-k inter-metal dielectrics and associated semiconductor2016
Metal indentation to increase inter-metal breakdown voltage2016
Semiconductor integrated circuit device2016