Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Secure configuration readback for programmable logic devices

Secure configuration readback for programmable logic devices

US Patent 9666248 · Granted May 30, 2017

Estimated economic value: $10,295,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Distributed watchdog timer and active token exchange2023
Mixed storage of data fields2022
System-on-chip having secure debug mode2022
Efuse bank and associated anchor bits2021
Secure external key storage for programmable ICS2018
Secured booting of a field programmable system-on-chip including authentication 2016
Programmable integrated circuit with DPA-resistant decryption2015
Method and apparatus for restricting the use of integrated circuits2015
Circuit for and method of enabling communication of cryptographic data2014
Method of and circuit for preventing the alteration of a stored data value2013
Method and integrated circuit for secure encryption and decryption2013
Non-borate, non-phosphate antifreeze formulations containing dibasic acid salts 1986